

## ABSTRACT

The MFIS transistors heretofore have a problem that after data writing, the data disappear in terms of memory transistor operation in about one day at most. This is mainly because the buffer layer and the ferroelectric have a high leakage current and, hence, charge is accumulated around the interface between the ferroelectric and the buffer layer so as to shield the electric polarization memorized by the ferroelectric, making it impossible for the electric polarization of the ferroelectric to control electrical conduction between the source and the drain in the transistor. In the present invention, by constituting an insulator buffer layer 2 of  $\text{HfO}_{2+u}$  or  $\text{Hf}_{1-x}\text{Al}_{2x}\text{O}_{2+x+y}$ , the leakage current flowing through each of the insulator buffer layer 2 and a ferroelectric 3 can be reduced and a memory transistor having a truly sufficient long data holding time is realized.

(12)特許協力条約に基づいて公開された国際出願

(19) 世界知的所有権機関  
国際事務局



(43) 国際公開日  
2004 年 4 月 29 日 (29.04.2004)

PCT

(10) 国際公開番号  
WO 2004/036651 A1

(51) 国際特許分類: H01L 27/10, 27/115, 29/78

梅園 1-1-1 中央第 2 独立行政法人産業技術総合研究所内 Ibaraki (JP).

(21) 国際出願番号: PCT/JP2003/010456

(22) 国際出願日: 2003 年 8 月 19 日 (19.08.2003)

(25) 国際出願の言語: 日本語

(26) 国際公開の言語: 日本語

(81) 指定国 (国内): AE, AG, AI, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(30) 優先権データ:  
特願2002-238703 2002 年 8 月 20 日 (20.08.2002) JP  
特願2003-74052 2003 年 3 月 18 日 (18.03.2003) JP  
特願2003-288543 2003 年 8 月 7 日 (07.08.2003) JP

(84) 指定国 (広域): ARIPO 特許 (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), ユーラシア特許 (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), ヨーロッパ特許 (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI 特許 (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) 出願人 (米国を除く全ての指定国について): 独立行政法人産業技術総合研究所 (NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGY) [JP/JP]; 〒100-8921 東京都千代田区霞が関 1 丁目 3 番 1 号 Tokyo (JP).


添付公開書類:  
— 国際調査報告書

(72) 発明者; および  
(75) 発明者/出願人 (米国についてのみ): 酒井 滋樹 (SAKAI, Shigeki) [JP/JP]; 〒305-8568 茨城県つくば市

2 文字コード及び他の略語については、定期発行される各 PCT ガゼットの巻頭に掲載されている「コードと略語のガイダンスノート」を参照。

(54) Title: SEMICONDUCTOR FERROELECTRIC STORAGE DEVICE AND ITS MANUFACTURING METHOD

(54) 発明の名称: 半導体強誘電体記憶デバイスとその製造方法



(57) Abstract: Conventionally MFIS transistors have involve a problem that data written in an MFIS transistor disappears in terms of memory transistor operation in at longest one day after the data is written. The reason is mainly because charge is accumulated near the interface between a ferroelectric body and a buffer layer and consequently the electric polarization that the ferroelectric body memorizes is shielded since the leakage currents of the buffer layer and the ferroelectric body are large, and as a result the electric polarization of the ferroelectric body cannot control the electric conduction between the source and drain of the transistor. According to the invention, an insulating buffer layer (2) is formed of  $\text{HfO}_{2+x}$  or  $\text{Hf}_{1-x}\text{Al}_x\text{O}_{2+x+y}$ . Hence the leakage currents of the insulating buffer layer (2) and the ferroelectric body

(3) can be reduced to low levels, and a memory transistor having a truly adequately long data holding time is realized.

(続葉有)

WO 2004/036651 A1